

**WHAT IS CLAIMED IS:**

1    1. Apparatus for generating a clock signal comprising:  
2        an oscillator circuit having an inverting amplifier and a  
3        resonator configured to generate an oscillating signal; and  
4        a bias circuit having a relatively constant current  
5        source configured to create a relatively constant bias voltage  
6        to bias the amplifier in an operating state that can sustain  
7        the oscillating signal.

1    2. The apparatus of claim 1 wherein the inverting amplifier  
2        has an input terminal and an output terminal coupled to a  
3        first terminal and a second terminal of the resonator,  
4        respectively.

1    3. The apparatus of claim 1 wherein the inverting amplifier  
2        comprises a plurality of MOSFETs that operate in the sub-  
3        threshold region when the inverting amplifier and the  
4        relatively constant current source reach an operation state  
5        capable of sustaining oscillation of the oscillator circuit.

1    4. The apparatus of claim 1 wherein the bias circuit  
2        comprises a plurality of MOSFETs that operate in the sub-  
3        threshold region when the inverting amplifier and the bias  
4        circuit reach an operation state capable of sustaining the  
5        oscillation of the oscillator circuit.

1    5. The apparatus of claim 1, wherein the relatively constant  
2        current source has a first portion and a second portion, the  
3        first portion configured to receive a first current flowing

4 therethrough, the second portion configured to receive a  
5 second current flowing therethrough, the first current being  
6 in a substantially fixed ratio to the second current, the  
7 first portion providing the bias voltage on a node  
8 electrically connected to a node of the inverting amplifier,  
9 the bias voltage being in a predefined relationship with the  
10 current flowing through the first portion.

1 6. The apparatus of claim 5 wherein the second portion has a  
2 component for providing a negative feedback in response to a  
3 change in the amount of current flowing through the second  
4 portion.

1 7. The apparatus of claim 1 wherein the bias circuit  
2 includes a bias node, and the relatively constant current  
3 source is configured to create the bias voltage at the bias  
4 node.

1 8. The apparatus of claim 7 wherein the bias circuit is  
2 disposed within an integrated circuit package and connected to  
3 the amplifier only through the bias node.

1 9. The apparatus of claim 8 wherein the bias circuit and the  
2 amplifier are disposed within the same integrated circuit  
3 package.

1 10. The apparatus of claim 1, further comprising an  
2 excitation circuit configured to provide an excitation to  
3 enable the bias circuit to start operation and to provide a  
4 stable bias voltage.

1 11. The apparatus of claim 10, further comprising an inhibit  
2 circuit configured to inhibit the excitation when the bias  
3 circuit is capable of sustaining the bias voltage at a  
4 predetermined level.

1 12. The apparatus of claim 1 wherein the relatively constant  
2 current source comprises a first PMOS transistor, a second  
3 PMOS transistor, a first NMOS transistor, a second NMOS  
4 transistor, and a resistor having a first end and a second  
5 end, each of the transistors having a gate node, a source  
6 node, and a drain node, the drain node of the first PMOS  
7 transistor being coupled to the drain node of the first NMOS  
8 transistor, the drain node of the second PMOS transistor being  
9 coupled to the drain node of the second NMOS transistor, the  
10 gate nodes of the first and second PMOS transistors being  
11 coupled to the drain node of the first NMOS transistor and to  
12 the inverting amplifier, the gate nodes of the first and  
13 second NMOS transistors being coupled to the drain node of the  
14 second NMOS transistor, the source node of the first NMOS  
15 transistor being coupled to the first end of the resistor, and  
16 the relatively constant bias voltage being created at the gate  
17 nodes of the first and second PMOS transistors.

1 13. A real time clock oscillator circuit comprising:  
2 an amplifier having an input for receiving an oscillating  
3 signal and an output for generating an amplified oscillating  
4 signal, a portion of the amplified oscillating signal being  
5 fed back to the input of the amplifier; and

6 a relatively constant current source having a bias node  
7 with a bias voltage that biases the amplifier in an operating  
8 state capable of sustained amplification of the oscillating  
9 signal.

1 14. The real time clock oscillator circuit of claim 13  
2 wherein the relatively constant current source is configured  
3 to generate the bias voltage at a level that biases the  
4 amplifier to operate at sub-threshold level.

1 15. The real time clock oscillator circuit of claim 14  
2 wherein the relatively constant current source also operates  
3 at sub-threshold level.

1 16. The real time clock oscillator circuit of claim 15  
2 wherein the bias voltage is a direct current voltage that is  
3 relatively stable relative to a direct current power supply  
4 voltage.

1 17. The real time clock oscillator of claim 13 wherein the  
2 relatively constant current source comprises a first PMOS  
3 transistor, a second PMOS transistor, a first NMOS transistor,  
4 a second NMOS transistor, and a resistor having a first end  
5 and a second end, each of the transistors having a gate node,  
6 a source node, and a drain node, the drain node of the first  
7 PMOS transistor being coupled to the drain node of the first  
8 NMOS transistor, the drain node of the second PMOS transistor  
9 being coupled to the drain node of the second NMOS transistor,  
10 the gate nodes of the first and second PMOS transistors being

11 coupled to the drain node of the first NMOS transistor and to  
12 the bias node, the gate nodes of the first and second NMOS  
13 transistors being coupled to the drain node of the second NMOS  
14 transistor, and the source node of the first NMOS transistor  
15 being coupled to the first end of the resistor.

1 18. Apparatus comprising:

2 a processor;  
3 a memory adapted to store data;  
4 a chipset for managing data transfers between the memory  
5 and the processor; and

6 a clock oscillator circuit providing time signals during  
7 periods when the rest of the apparatus is powered down or  
8 powered off, the clock oscillator circuit having  
9 an amplifier for amplifying an oscillating signal,

10 and

11 a bias circuit having a relatively constant current  
12 source for generating a bias voltage at a bias node to bias  
13 the amplifier at an operating state that amplifies and  
14 sustains the oscillating signal at a low power state.

1 19. The apparatus of claim 18, further comprising a circuit  
2 for providing an excitation to the bias circuit, the  
3 excitation enabling the bias circuit to provide a stable bias  
4 voltage.

1 20. The apparatus of claim 18 wherein the clock oscillator  
2 circuit includes a plurality of MOSFETs operating in sub-  
3 threshold regions.

1 21. The apparatus of claim 18 wherein the bias circuit is  
2 disposed within an integrated package and is coupled to the  
3 amplifier only through the bias node.

1 22. The apparatus of claim 18 wherein the relatively constant  
2 current source comprises a first PMOS transistor, a second  
3 PMOS transistor, a first NMOS transistor, a second NMOS  
4 transistor, and a resistor having a first end and a second  
5 end, each of the transistors having a gate node, a source  
6 node, and a drain node, the drain node of the first PMOS  
7 transistor being coupled to the drain node of the first NMOS  
8 transistor, the drain node of the second PMOS transistor being  
9 coupled to the drain node of the second NMOS transistor, the  
10 gate nodes of the first and second PMOS transistors being  
11 coupled to the drain node of the first NMOS transistor and to  
12 the bias node, the gate nodes of the first and second NMOS  
13 transistors being coupled to the drain node of the second NMOS  
14 transistor, and the source node of the first NMOS transistor  
15 being coupled to the first end of the resistor.